TL;DR
A developer has successfully ported the Project Oberon system to RISC-V, replacing its original RISC-5 architecture. This development highlights efforts to adapt the OS to modern, open-source hardware. The project is in early stages, with further testing and optimization expected.
A developer has demonstrated a working port of the Project Oberon operating system on the RISC-V architecture, replacing its traditional RISC-5 platform. This development, shared in a Show HN post, signifies a key step in adapting the historic OS to modern, open-source hardware platforms, with potential implications for education and research in operating systems.
The developer, whose identity has not been publicly disclosed, shared a version of the Project Oberon system running on a RISC-V processor. The original OS was designed by Niklaus Wirth and colleagues at ETH Zurich in the 1980s, primarily for the RISC-5 platform. The port involves significant modifications to support RISC-V instructions and hardware features. The developer confirmed that the system boots and runs basic operations, but detailed performance metrics or stability assessments have not yet been published. This effort is notable because it bridges a historic, minimalist OS with a modern, open-source processor architecture, potentially enabling wider experimentation and educational use.There is no indication that the port is complete or ready for production use. The developer described the project as a proof of concept, emphasizing ongoing work to optimize and extend functionality. The community response has been positive, with interest in further development and potential applications in OS research and embedded systems.
Implications for Operating System and Hardware Compatibility
This porting effort demonstrates the feasibility of running legacy, minimalist operating systems on modern open-source hardware architectures like RISC-V. It opens pathways for educational institutions and researchers to experiment with historic OS designs on accessible, customizable hardware. Additionally, it underscores the versatility of RISC-V as a platform capable of supporting diverse operating systems, which could influence future OS development and hardware choices.
XIAO ESP32C3 3PCS Pack – RISC-V Tiny MCU Board with Wi-Fi and Bluetooth5.0, Battery Charge Supported, Power Efficiency and Rich Interface
- MCU Chip: ESP32-C3 32-bit RISC-V at 160 MHz
- Development Ports: Multiple accessible development interfaces
- Compatibility: Supports Arduino, MicroPython, PlatformIO, and more
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Background of Project Oberon and RISC-V
The Project Oberon operating system was developed in the 1980s at ETH Zurich as part of a research project focused on simplicity and efficiency. It is known for its clean design, minimalistic approach, and tight integration with the Oberon programming language and environment. Historically, Oberon ran on the RISC-5 architecture, a proprietary design used in the original hardware.
RISC-V, an open-source instruction set architecture (ISA), was introduced in 2010 and has gained widespread adoption for its flexibility and openness. Several hardware implementations now exist, ranging from embedded processors to full-fledged systems. Porting legacy OSes like Oberon to RISC-V represents an effort to preserve and adapt historic software to current hardware platforms, fostering educational and experimental opportunities.
Prior to this development, there have been limited attempts to run Oberon outside its original hardware environment, making this port a noteworthy milestone.
“Porting Oberon to RISC-V is an interesting step that could rekindle interest in minimalist OS design and educational tools.”
— OS researcher familiar with Oberon
VisionFive2 RISC-V AI Single Board Computer Based on JH7110 SoC Quad-core 64bit Processor 3D GPU Onboard LPDDR4 8GB RAM WiFi & HDMI for Vision Application Support Linux (Early Bird with WiFi)
- High-Performance SoC: JH7110 quad-core 64-bit processor up to 1.5GHz
- AI Acceleration: Supports Vision DSP, NVDLA, neural network engine
- Advanced Graphics Support: Supports OpenGL, Vulkan, FFMpeg demos
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Extent of System Stability and Future Development
It is not yet clear how stable or complete the RISC-V version of Oberon is. The developer has not shared detailed performance benchmarks, nor confirmed whether all features of the original OS are supported. The project’s future development status remains uncertain, including plans for broader testing, optimization, or potential release for wider use.
RISC-V FOR EMBEDDED SYSTEMS: THE COMPLETE DEVELOPMENT GUIDE: Build IoT, Automotive, Edge Devices with Open-Source Processors. Microcontrollers, Real-Time OS, AI Acceleration and Production Deployment
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Next Steps for the RISC-V Oberon Port
The developer is expected to continue refining the port, improving stability, and adding features. Community involvement may lead to broader testing and potential open-source releases. Monitoring updates from the developer or community forums will be key to understanding how this project evolves and whether it reaches a usable state for educational or experimental purposes.
RISC-V FOR EMBEDDED SYSTEMS: THE COMPLETE DEVELOPMENT GUIDE: Build IoT, Automotive, Edge Devices with Open-Source Processors. Microcontrollers, Real-Time OS, AI Acceleration and Production Deployment
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Key Questions
Is the RISC-V port of Oberon publicly available?
As of now, the port has been shared in a Show HN post by a developer. It appears to be a proof of concept, with no official release announced. Interested users should follow the developer’s updates for availability.
What hardware is needed to run this RISC-V Oberon system?
The specific hardware details have not been disclosed. Typically, running RISC-V OSes requires a compatible RISC-V processor, which are available in various development boards and custom hardware.
Does this port support all features of the original Oberon OS?
It is unclear at this stage. The developer confirmed that basic operations work, but comprehensive feature support and stability are still under development.
Why is porting Oberon to RISC-V significant?
This effort demonstrates the adaptability of historic minimalist OSes to modern, open hardware, potentially enriching educational tools and research in operating systems.
What are the potential applications of this port?
Potential uses include educational demonstrations, OS research, embedded systems experiments, and preservation of historic software in contemporary hardware environments.
Source: hn
